




Pixel Detectors for Belle II

Course of Particle Physics & tracking in 2 slides

- e^+e^- , $p\bar{p}$: annihilation (disappearance)
- pp : destruction
- other energetic particles created (secondaries), charged and neutral, some are short-lived (10^{-13} - 10^{-12} s): decay to another particles (vertex)
- particles: quantum-mechanical objects (not the balls), no way to see them with human senses (nor microscopes)
- observe their trajectories via interactions with matter, e.g. charged particles: ionisation




Ionisation in
- Gas
- Solid state



Course of Particle Physics & tracking in 2 slides

- Intrinsic precision depends on spacing (pitch) of charge collecting 'electrodes': $\sigma_{1p} \leq p/\sqrt{12}$
 → the smaller p the better (fine granulation is also essential at high track densities)




- Precision of the extrapolation of measured trajectory to the point of origin ('impact parameter resolution') approx.:

$$\sigma_b = \frac{\sigma_{in} r_{out}}{r_{out} - r_{in}} \oplus \frac{\sigma_{out} r_{in}}{r_{out} - r_{in}} \oplus \underbrace{\frac{0.014 r_{in}}{p\beta} \sqrt{\frac{X_r}{\sin^3 \theta'}}}_{\text{collisions with nuclei}} \sim Z, p, d$$

→ r_{in} the smaller the better,

however: severe machine backgrounds close to the beam pipe ('occupancy', radiation damage)




Si:

small band-gap 1.12eV, $E(e-h)=3.6eV$
 $dE/dx(m.i.p.)=3.8MeV/cm \Leftrightarrow 108e-h/\mu m$
 fast charge collection (<10ns)
 Rigid structure, VLSI technology

- At present Si detectors are by far the highest precision and radiation resistant trackers

Belle at KEKB

KEKB



HER: 8.0 GeV
 LER: 3.5 GeV
 crossing: 22 mrad


$E_{CMS} = M(U(4S))$
 $\beta\gamma = 0.425$
 (low momenta phys.
 $\langle p \rangle \sim 1$ GeV)

2009

$\int L dt > 1000 \text{ fb}^{-1}$


1999

Luminosity of KEKB
 Oct. 1999 - June 2009



Belle II experiment specifics


SuperKEKB



- Start 2014
- 'Nano-beam' $\sigma_x \sim 10 \mu\text{m}, \sigma_y \sim 60 \text{nm}$
- 40x higher luminosity (50 ab^{-1} by 2020)
- Continuous injection
- Beam pipe $r=1 \text{ cm}$
- Machine bkd 1-2 MRad/y (edu. guess)
- NIEL $\sim 10^{13} / \text{cm}^2 / \text{y}$

Hybrid Pixel Detectors

A mature technology (>15 yrs development), radiation resistant pixel size limited by RC-size & bonding pitch



ATLAS: 300x50 μm , 400x50 μm , binary readout (migrated to DSM CMOS)


CMS: 150x150 μm , analog readout (recently migrated to DSM CMOS)

ALICE: 425x50 μm , binary readout

→ No use at B-Factory


CMOS Pixels

1999 (Turchetta), Dulinski (Strasbourg)
(follow-up of visible light imager)



N-well/P-epi diode in epitaxial layer
Signal < 1000 e
Charge coll. to small diodes (3x3µm)
via diffusion (~100ns) (no depletion)
Readout: integrated NMOS transistors

Belle prototyping (2004-08):
Too low S/N (falling with complexity
and chip size)



SOI Pixels

Sol technology

J.E. Lilienfeld (1882-1963):
Polish, born and educated
in Lwów

- Structure:
 - Low-resistivity silicon layer (for MOSFET)
 - Burried oxide layer (BOX)
 - Silicon substrate (support wafer)
- MOS transistors are isolated from the silicon substrate and from each other.
 - Faster operation: Low stray capacitance
 - Latch up free.
 - Rate of “*single event*” effect is reduced.
- Becoming a standard technology in industry.

UNITED STATES PATENT

March 7, 1933.


J. E. LILIENFELD

1,900,018

DEVICE FOR CONTROLLING ELECTRIC CURRENT

Filed March 28, 1928


3 Sheets-Sheet 1



SOI Pixel sensor

Predecessor

- SOI based monolithic pixel sensor
 - High-resistivity (any) silicon can be used as the support silicon.
 - The signal induced in the support silicon is read out by the readout circuit above the BOX.
 - Thicker depletion region than MAPS.



Hybrid active pixel sensors and SOI inspired option

M. Amati^a, M. Baranski^b, A. Bulgheroni^a, M. Caccia^a, K. Domanski^c,
 P. Grabiec^c, M. Grodner^c, B. Jaroszewicz^c, W. Kucwicz^b,
 K. Kucharski^c, S. Kuta^b, W. Machowski^b, J. Marczewski^c,
 H. Niemiec^{d,*}, M. Sapor^b, D. Tomaszewski^c

^a Dip. di Scienze, Università degli Studi dell'Insubria, Via Valleggio 11, Como 20121, Italy
^b AGH – University of Science and Technology, Institute of Electronics, Al. Mickiewicza 30, Krakow 30-059, Poland
^c Institute of Electron Technology, Al. Lotników 32/46, Warsaw 02-668, Poland

Verex 2002




**Technology Development
 for SOI Monolithic Pixel Detectors**

J. Marczewski, K. Domanski, P. Grabiec,
 M. Grodner, B. Jaroszewicz, A. Kociubinski,
 K. Kucharski, D. Tomaszewski
 Institute of Electron Technology, Warsaw, Poland
 M. Caccia
 Università degli Studi dell'Insubria, Como, Italy
 W. Kucwicz, H. Niemiec
 AGH University of Science and Technology, Cracow, Poland

presented by J. Marczewski

VERTEX 2004

SOI Pixels



Belle R&D since 2006 (OKI Semiconductor Ltd)

PD-SOI vs. FD-SOI

PD-SOI (Partially Depleted)

◆ Thick SOI thickness (T_{SOI})

~100-200nm


◆ Depletion layer $< T_{SOI}$



◇ Large floating body effect

◇ High drive Current by kink effect

→ High speed application



FD-SOI (Fully Depleted)

◆ Thin SOI thickness (T_{SOI})

< 50nm


◆ Depletion layer $> T_{SOI}$



◇ Less floating body effect

◇ Steep subthreshold slopes

→ Low power application




FD-SOI has advantage in performance under very low voltage operation.

Current Status of PD-SOI and FD-SOI

◆ PD-SOI (Partially Depleted)

High-speed microprocessors

- IBM: PowerPC , mainframe CPU's, Wii(Nintendo), Xbox
- Free scale: PowerPC
- AMD: Athlon processors
- Sony (with IBM and Toshiba) : Cell, PS3



◆ FD-SOI (Fully Depleted)

Low-power application

- Oki: solar cell watch, long-wave RF decoder




Technology Node option beyond 32nm, Next 3D Tr. (R&D)

- Intel, many major companies


**At present, only Oki has an experience
of mass production of FD-SOI**

OKI Sol process

0.20 μm



Process	0.15 μm Fully-Depleted SOI CMOS process, 1 Poly, 5 Metal layers, MIM capacitor
SOI wafer (SOITEC)	Wafer Diameter: 150 mm ϕ , Top Si : Cz, $\sim 18 \Omega\text{-cm}$, p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz $> 1\text{k} \Omega\text{-cm}$, 650 μm thick
Backside	Thinned to 350 μm , plated with Al (200 nm).




<http://www.okisemi.com/english/soi.htm>

SOI: first lesson


Back gate voltage effect

- Usually, 150nm bulk CMOS are rad-hard.
- Sol: BOX (200 nm SiO_2) below transistors
 - The increase of fixed charge in BOX shifts the transistor threshold.
- The potential of support wafer also causes threshold shift.







SOI - 2009 run

Burried p-well as the remedy for the back-gate effect:





SOI: BPW applied- transistor characteristics

Back gate effect removed! Down to 100V depletion Voltage.
Real breakthrough!



SOI with BPW

INTPIX3 (2.5 × 2.5mm)
Breaks down at > 160 V



Some TEG's even higher !

SOI pixels status

- Implementation of the BPW makes the device promising again
- The detector is ready for X-ray detection applications
 - Needs more studies to fully asses its use for charged particles detection
 - Radiation hardness to be studied
 - Smarter readout electronics to be done
 - New development: 3D LSI (vertical integration) just started
- Probably > 3 years R&D to have a mature device

DEPFET

DEPFET Principle

J. Kemmer & G. Lutz, 1987



Each pixel is a p-channel FET on a completely depleted bulk

A deep n-implant creates a potential minimum for electrons under the gate ("internal gate")

Signal electrons accumulate in the internal gate and modulate the transistor current ($g_q \sim 400 \text{ pA/e}^-$)



Accumulated charge can be removed by a clear contact ("reset")

Fully depleted:
 \Rightarrow large signal, fast signal collection

Low capacitance, internal ampl.:
 \Rightarrow low noise ($40e^-$), can be thin


Transistor on only during readout:
 \Rightarrow low power

Complete clear:
 \Rightarrow no reset noise



- fully depleted sensitive volume, charge collection by drift
- internal amplification \rightarrow q-I conversion: 0.5 nA/e , scales with gate length and bias current
- Charge collection in "off" state, read out on demand

DEPFET Readout



Row wise r/o (Rolling Shutter):

- Select row with external gate, read current, clear DEPFET, read current again The difference is the signal
- Low power consumption: Only one row active at a time; Readout on demand (Sensitive all the time, even in OFF state)
- 100 ns readout time per pixel
- Two different auxiliary chips needed: Switchers for gate and clear
- Limited frame rate, but still: 50 kHz readout for 500 kPixel modules

DEPFET: custom technology

MPI Semiconductor Laboratory
(Halbleiterlabor: HLL)
Common project of the:

Max-Planck-Institut fuer Physik (Werner Heisenberg Institut), Munich
Max-Planck-Institut fuer extraterrestrische Physik, Garching

Founded in 1992, since 2000 located in the Siemens plant in Neu-Perlach, Munich




MPI HLL Facilities




800 m² cleanroom up to class 1 with modern, custom made equipment for a full 6" silicon process line



mounting & bonding




test & qualification






simulation, layout & data analysis


DEPFET Thinning technology



- Multi-step process
- Allows processing of both sides of sensor
- Mechanical support given by silicon structures produced in last etching step



DEPFET Test device



• Switchers:

- Steering chips
- Gate: Select row
- Clear: Clear signal

• CURO:

- 128 channels
- CUrrent Read Out
- Subtraction of I_{ped} from $I_{ped} + I_{sig}$

- PxD5 chips tested in 2009

• DEPFET Matrix



- 64x256 pixels
- Several pixel sizes, implants, geometries

- unthinned devices: Silicon thickness 450 μm

- ▶ Production of thinned sensors (thickness 50 μm) in progress: PxD6


DEPFET Test 2008 (EUDET telescope)

- Excellent performance observed: Clear detection of minimum ionizing particles, uniform response over the active area




DEPFET Test-beam 2009

- Study of different lengths of the gate : shorter gate \rightarrow higher gain



S/N \sim 160



S/N \sim 200

450 μm thick detector

PRELIMINARY



2009: DEPFET = Baseline of Belle II PXD

- Pixel size $50\mu\text{m} \times 50\mu\text{m}$ (inner), $50\mu\text{m} \times 75\mu\text{m}$ (outer)
- Thinned to $75\mu\text{m}$
- Frame readout time $20\mu\text{s}$ (12.5ns per row of 1600 pixels)
- Low material budget: $0.16\% X_0$ /layer

- Radiation hardness: tested up to 10 MRad transistors thresholds shifts observed, but tolerable (device works well)
Currently: the oxide thickness 200 nm, it will be lowered to 100 nm
The detector should withstand first 4 - 5 years of operation


- Production starts in June 2010
- Expected gain:

Flat band voltage shift of MOS diodes with thin oxides



Belle II DEPFET PXD

- 2 layer pixel vertex tracker
 - inner layer at a radius of 14 mm, outer layer at 22 mm
(beam pipe inner radius 10 mm, outer radius 12 mm \Rightarrow getting as close as we can!)
- 250 x 800 pixels per half-ladder
- 12 outer and 8 inner modules
- ▶ Total number of pixels 8 M



Belle II PXD: sense of scale



Low voltages for DEPFET (a nightmare)

- 18 voltage lines x 40 half-ladders = 720 PS output channels

1) Can be prohibitive in price (100's k€)

2) PSs 20-30m away from the ladders

→ difficult (impossible?) to regulate voltage drop at the PS
in 2.3A lines

$$R = 5\text{m}\Omega/\text{m} * 30\text{m} [10\text{ mm}^2\text{ cable}]$$

$$+ 1.72 * 10^{-8} \Omega\text{m} * 0.5\text{ m} / (17 * 10^{-6}\text{ m} * 3.48 * 10^{-3}\text{ m})$$

$$= 150\text{ m}\Omega + 145\text{ m}\Omega = 295\text{ m}\Omega$$

$$\Delta V = 2.3\text{A} * 0.295\Omega = 0.68\text{ V (at } V_0=1.8\text{V)}$$

→ voltage regulators needed, near to the ladder

then the number of PS output channels/half-ladder can be reduced, naively to 4 (+2.5V, +3.0V, +20V, -20V),

in practice to several channels