

S\*ProCom<sup>2</sup>

# Adding a custom IP to PowerPC using Xilinx XPS

*A very short tutorial*

Deian Stefan  
1/8/2009

## Table of Contents

The Custom Core.....	3
Downloading the board files and creating the XPS project .....	4
Creating the IP.....	8
Adding custom IP to default <i>user_logic</i> generated code.....	13
Including the Customized IP.....	17
Modifying the software .....	19

## The Custom Core

The custom core is very simple. It takes three inputs  $a, b, c$  and returns an output  $d = a * b + c$  with a 4 cycle latency. The verilog code is shown below:


```
module nu_add(  
    clk, rst, en_in,  
    a, b, c,  
    d,  
    en_out//,  
);  
input clk, rst, en_in;  
input [0:31] a,b,c;  
output [0:31] d;  
output en_out;  
  
wire [0:31] m,c_d4;  
  
d4_bit en_out_delay (  
    .clk(clk),  
    .rst(rst),  
    .i(en_in),  
    .o(en_out)  
);  
  
d4 c_delay (  
    .clk(clk),  
    .rst(rst),  
    .i(c),  
    .o(c_d4)  
);  
  
//4 pipeline stages  
mult multiplier (  
    .clk(clk),  
    .sclr(rst),  
    .a(a),  
    .b(b),  
    .p(m)  
);  
  
assign d=m+c_d4;  
endmodule
```

The multiplier *mult* was generated using CORE gen, with 4 pipeline stages and a synchronous reset. The *d4* and *d4\_bit* are 4cycle delay clocks for 32bit inputs and 1bit input, respectively.

## Downloading the board files and creating the XPS project

We're using the Virtex-2 Pro XC2VP30 on the XUPV2P Digilent board.


1. Download the *XUP-V2Pro Pack* from Digilent (<http://www.digilentinc.com/Data/Products/XUPV2P/EDK-XUP-V2ProPack.zip>)
2. Extract it in *C:\xupv2p* – you should see a folder named *lib*
3. Open Xilinx XPS and create a new project with the Base System Builder wizard




4. Create a folder in *C:\* called *myproj* and then select that as your project directory. Also select the previous *lib* directory in the project peripheral repository




5. Create a new design
6. Select the target development board




7. Select the PowerPC




8. Set the PPC specs:




9. Select the RS232\_Uart\_1, leaving the baudrate/bit/parity default and unselect the other components




10. Unselect the DIP switches and pushbuttons



11. Increase the block ram interface controller size to 64k




12. Leave the Software Setup to default



13. Leave the memory and peripheral test applications to default, they can be changed later to generate a new linker script


14. Here is the summary of the system to be created:




15. Generate and finish!

## Creating the IP

1. In XPS click create a new peripheral (Hardware->Create or Import Peripheral)
2. Create template for new peripheral



3. Add it to the XPS project



4. Name it *madd*

**Create Peripheral - Name and Version**

Indicate the name and version of your peripheral.

Enter the name of the peripheral (upper case characters are not allowed). This name will be used as the top HDL design entity.

Name:

Version: 1.00.a

Major revision:  Minor revision:  Hardware/Software compatibility revision:

Description:

Logical library name: madd\_v1\_00\_a

All HDL files (either created by you or generated by this tool) that are used to implement this peripheral must be compiled into the logical library name above. Any other referred logical libraries in your HDL are assumed to be available in the XPS project where this peripheral is used, or in EDK repositories indicated in the XPS project settings.

5. Choose the PLB v4.6 bus

**Create Peripheral - Bus Interface**

Indicate the bus interface supported by your peripheral.

To which bus will this peripheral be attached?

Processor Local Bus (PLB v4.6)

Fast Simplex Link (FSL)

**ATTENTION**

Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) buses (including PLB v4.6 interconnect and OPB/PLB v3.4 interconnect) and the FSL interface.

NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface.

[CoreConnect Specification](#)

[PLB \(v4.6\) Slave IPIF Specification for single data beat transfer](#)

[PLB \(v4.6\) Slave IPIF Specification for burst data transfer](#)

[PLB \(v4.6\) Master IPIF Specification for single data beat transfer](#)


[PLB \(v4.6\) Master IPIF Specification for burst data transfer](#)

**Note**


Xilinx recommends using the new PLB v4.6 bus standard, however, the wizard still supports the OPB and PLB v3.4 bus interfaces.

Enable OPB and PLB v3.4 bus interfaces


6. Select Software reset, registers and interrupt control




7. Disable the Device Interrupt Source controller and choose 1 logic interrupt



8. Change the number of software accessible registers to 4




9. Leave the IP interconnect settings to the default



10. For this tutorial we'll leave the BFM simulation unselected

11. Select the peripheral implementation support – It's helpful to have some initial code written which you can just modify



12. Finish!

## Adding custom IP to default *user\_logic* generated code

The previous wizard created some code for your core – the wrappers for the PLB bus and a simple core which allows you to read and write to the 4 registers.

Here is the input/output portmap:

```
module user_logic
(
  // -- ADD USER PORTS BELOW THIS LINE -----
  // --USER ports added here
  // -- ADD USER PORTS ABOVE THIS LINE -----

  // -- DO NOT EDIT BELOW THIS LINE -----
  // -- Bus protocol ports, do not add to or delete
  Bus2IP_Clk,           // Bus to IP clock
  Bus2IP_Reset,         // Bus to IP reset
  Bus2IP_Data,          // Bus to IP data bus
  Bus2IP_BE,            // Bus to IP byte enables
  Bus2IP_RdCE,          // Bus to IP read chip enable
  Bus2IP_WrCE,          // Bus to IP write chip enable
  IP2Bus_Data,          // IP to Bus data bus
  IP2Bus_RdAck,         // IP to Bus read transfer acknowledgement
  IP2Bus_WrAck,         // IP to Bus write transfer acknowledgement
  IP2Bus_Error,         // IP to Bus error response
  IP2Bus_IntrEvent      // IP to Bus interrupt event
  // -- DO NOT EDIT ABOVE THIS LINE -----
); // user_logic

// -- ADD USER PARAMETERS BELOW THIS LINE -----
// --USER parameters added here
// -- ADD USER PARAMETERS ABOVE THIS LINE -----

// -- DO NOT EDIT BELOW THIS LINE -----
// -- Bus protocol parameters, do not add to or delete
parameter C_SLV_DWIDTH      = 32;
parameter C_NUM_REG         = 4;
parameter C_NUM_INTR        = 1;
// -- DO NOT EDIT ABOVE THIS LINE -----

// -- ADD USER PORTS BELOW THIS LINE -----
// --USER ports added here
// -- ADD USER PORTS ABOVE THIS LINE -----

// -- DO NOT EDIT BELOW THIS LINE -----
// -- Bus protocol ports, do not add to or delete
input          Bus2IP_Clk;
input          Bus2IP_Reset;
input          [0 : C_SLV_DWIDTH-1] Bus2IP_Data;
input          [0 : C_SLV_DWIDTH/8-1] Bus2IP_BE;
input          [0 : C_NUM_REG-1] Bus2IP_RdCE;
input          [0 : C_NUM_REG-1] Bus2IP_WrCE;
output        [0 : C_SLV_DWIDTH-1] IP2Bus_Data;
output        IP2Bus_RdAck;
output        IP2Bus_WrAck;
output        IP2Bus_Error;
output        [0 : C_NUM_INTR-1] IP2Bus_IntrEvent;
```

The 4 registers we requested and some control regs/wires:

```
// Nets for user logic slave model s/w accessible register example
reg          [0 : C_SLV_DWIDTH-1] slv_reg0;
reg          [0 : C_SLV_DWIDTH-1] slv_reg1;
reg          [0 : C_SLV_DWIDTH-1] slv_reg2;
reg          [0 : C_SLV_DWIDTH-1] slv_reg3;
wire         [0 : 3] slv_reg_write_sel;
wire         [0 : 3] slv_reg_read_sel;
reg          [0 : C_SLV_DWIDTH-1] slv_ip2bus_data;
wire         slv_read_ack;
wire         slv_write_ack;
integer      byte_index, bit_index;
```

The bus to IP (Bus2IP\_Data) limits you to one write per cycle so we can access only one of the registers for writing. The Bus2IP\_BE is used for make sure that the bytes in the word are good:

```

always @( posedge Bus2IP_Clk )
begin: SLAVE_REG_WRITE_PROC

    if ( Bus2IP_Reset == 1 )
    begin
        slv_reg0 <= 0;
        slv_reg1 <= 0;
        slv_reg2 <= 0;
        slv_reg3 <= 0;
    end
    else
    case ( slv_reg_write_sel )
        4'b1000 :
            for ( byte_index = 0; byte_index <= (C_SLU_DWIDTH/8)-1; byte_index = byte_index+1 )
                if ( Bus2IP_BE[byte_index] == 1 )
                    for ( bit_index = byte_index*8; bit_index <= byte_index*8+7; bit_index = bit_index+1 )
                        slv_reg0[bit_index] <= Bus2IP_Data[bit_index];
        4'b0100 :
            for ( byte_index = 0; byte_index <= (C_SLU_DWIDTH/8)-1; byte_index = byte_index+1 )
                if ( Bus2IP_BE[byte_index] == 1 )
                    for ( bit_index = byte_index*8; bit_index <= byte_index*8+7; bit_index = bit_index+1 )
                        slv_reg1[bit_index] <= Bus2IP_Data[bit_index];
        4'b0010 :
            for ( byte_index = 0; byte_index <= (C_SLU_DWIDTH/8)-1; byte_index = byte_index+1 )
                if ( Bus2IP_BE[byte_index] == 1 )
                    for ( bit_index = byte_index*8; bit_index <= byte_index*8+7; bit_index = bit_index+1 )
                        slv_reg2[bit_index] <= Bus2IP_Data[bit_index];
        4'b0001 :
            for ( byte_index = 0; byte_index <= (C_SLU_DWIDTH/8)-1; byte_index = byte_index+1 )
                if ( Bus2IP_BE[byte_index] == 1 )
                    for ( bit_index = byte_index*8; bit_index <= byte_index*8+7; bit_index = bit_index+1 )
                        slv_reg3[bit_index] <= Bus2IP_Data[bit_index];
        default : ;
    endcase

end // SLAVE_REG_WRITE_PROC

```

Writing from the IP (IP2Bus\_Data):

```

// implement slave model register read mux
always @( slv_reg_read_sel or slv_reg0 or slv_reg1 or slv_reg2 or slv_reg3 )
begin: SLAVE_REG_READ_PROC

    case ( slv_reg_read_sel )
        4'b1000 : slv_ip2bus_data <= slv_reg0;
        4'b0100 : slv_ip2bus_data <= slv_reg1;
        4'b0010 : slv_ip2bus_data <= slv_reg2;
        4'b0001 : slv_ip2bus_data <= slv_reg3;
        default : slv_ip2bus_data <= 0;
    endcase

end // SLAVE_REG_READ_PROC

```

Finally the read/write acknowledgements and selects are quite straight forward defined as:

```

assign
    slv_reg_write_sel = Bus2IP_WrCE[0:3],
    slv_reg_read_sel  = Bus2IP_RdCE[0:3],
    slv_write_ack     = Bus2IP_WrCE[0] || Bus2IP_WrCE[1] || Bus2IP_WrCE[2] || Bus2IP_WrCE[3],
    slv_read_ack      = Bus2IP_RdCE[0] || Bus2IP_RdCE[1] || Bus2IP_RdCE[2] || Bus2IP_RdCE[3];

assign IP2Bus_Data      = slv_ip2bus_data;
assign IP2Bus_WrAck     = slv_write_ack;
assign IP2Bus_RdAck     = slv_read_ack;
assign IP2Bus_Error     = 0;

```

See the attached *original\_user\_logic.v* file for the full file.

Now, let's actually modify the file!

For this core we want 3 write registers and a read register (the result). So let's choose *slv\_reg[0-2]* as the input and *slv\_reg3* as the output, so let's prevent direct writing to *slv\_reg3* by modifying *write\_ack* bit:

```
assign
    slv_reg_write_sel = Bus2IP_WrCE[0:3],
    slv_reg_read_sel  = Bus2IP_RdCE[0:3],
    slv_write_ack     = Bus2IP_WrCE[0] || Bus2IP_WrCE[1] || Bus2IP_WrCE[2], // || Bus2IP_WrCE[3],
    slv_read_ack      = Bus2IP_RdCE[0] || Bus2IP_RdCE[1] || Bus2IP_RdCE[2] || Bus2IP_RdCE[3];
```

and disable direct writing to it:

```
        slv_reg0[bit_index] <= Bus2IP_Data[bit_index];
    4'b0100 :
        for ( byte_index = 0; byte_index <= (C_SLU_DWIDTH/8)-1; byte_index = byte_index+1 )
            if ( Bus2IP_BE[byte_index] == 1 )
                for ( bit_index = byte_index*8; bit_index <= byte_index*8+7; bit_index = bit_index+1 )
                    slv_reg1[bit_index] <= Bus2IP_Data[bit_index];
    4'b0010 :
        for ( byte_index = 0; byte_index <= (C_SLU_DWIDTH/8)-1; byte_index = byte_index+1 )
            if ( Bus2IP_BE[byte_index] == 1 )
                for ( bit_index = byte_index*8; bit_index <= byte_index*8+7; bit_index = bit_index+1 )
                    slv_reg2[bit_index] <= Bus2IP_Data[bit_index];
//
// 4'b0001 :
//     for ( byte_index = 0; byte_index <= (C_SLU_DWIDTH/8)-1; byte_index = byte_index+1 )
//         if ( Bus2IP_BE[byte_index] == 1 )
//             for ( bit_index = byte_index*8; bit_index <= byte_index*8+7; bit_index = bit_index+1 )
//                 slv_reg3[bit_index] <= Bus2IP_Data[bit_index];
//
    default : ;
endcase

if ( Bus2IP_Reset == 1 )
begin
    slv_reg0 <= 0;
    slv_reg1 <= 0;
    slv_reg2 <= 0;
    //slv_reg3 <= 0;
    slv_regs_wr <= 0;
end
```

and finally, change it from a *reg* to a *wire*, since we'll connect it to our core as the output *d*.

A further step would be to set *IP2Bus\_Error* if an attempt to writing is made, but since we're also writing the device drivers we don't have to.

The custom core takes in a flag *en\_in* and delays it by 4 cycles to output *en\_out*, so as to avoid needing to halt the multiplier and under-utilize the pipelining. The *en\_in* is simply a flag that says "the inputs are valid" and 4-cycles later the output of the core also has the flag *en\_out* which says "this output is valid." So to integrate this in *user\_logic* we want to keep track of which of the three registers were written to already and we can do this by creating a 4-bit flag, *slv\_regs\_wr* which is added as before the *case(slv\_reg\_write\_sel)*:

```

always @( posedge Bus2IP_Clk )
begin: SLAVE_REG_WRITE_PROC

    if ( Bus2IP_Reset == 1 )
    begin
        slv_reg0 <= 0;
        slv_reg1 <= 0;
        slv_reg2 <= 0;
        // slv_reg3 <= 0;
        slv_regs_wr<=0;
    end
    else
    begin
        if(slv_regs_ok)
            slv_regs_wr<=slv_reg_write_sel;
        else
            slv_regs_wr<=slv_regs_wr|slv_reg_write_sel;

        case ( slv_reg_write_sel )
            4'b1000 :

```

When all 3 registers were written we can consider this as valid inputs so let's create a flag *slv\_regs\_ok* for the *en\_in* and one for the valid output, which we'll name *slv\_reg3\_ok* and add our module:

```

assign slv_regs_ok = (&slv_regs_wr[0:2]);

mu_add multadd(
    .clk(Bus2IP_Clk),
    .rst(Bus2IP_Rst),
    .en_in(slv_regs_ok),
    .a(slv_reg0),
    .b(slv_reg1),
    .c(slv_reg2),
    .d(slv_reg3), //slv_reg3=slv_reg0*slv_reg1+slv_reg2;
    .en_out(slv_reg3_ok)
);

```

Finally, let's add the interrupt event which will be high whenever the output is valid, so if our module is modified to take 100 cycles instead of 4 we don't have to write drivers which will constantly poll the *slv\_reg3* register for changes:

```

assign IP2Bus_Data      = slv_ip2bus_data;
assign IP2Bus_WrAck     = slv_write_ack;
assign IP2Bus_RdAck     = slv_read_ack;
assign IP2Bus_Error     = 0;
assign IP2Bus_IntrEvent = slv_reg3_ok;

```

See the attached *user\_logic.v* file for the full file.

We now have to copy our *mu\_dd* project properly.

1. Copy *d4,v,d4\_bit.v,mu\_add.v* to *C:\myproj\pcores\madd\_v1\_00\_a\hdl\verilog*
2. Copy the coregent multiplier *mult* files *mult.\** to *C:\myproj\pcores\madd\_v1\_00\_a\hdl\vhdl*
3. Edit the madd PAO file (*C:\myproj\pcores\madd\_v1\_00\_a\data\ madd\_v2\_1\_0.pao*) to include these files. Append the following lines:

```


lib madd_v1_00_a mu_add verilog
lib madd_v1_00_a d4 verilog
lib madd_v1_00_a d4_bit verilog
lib madd_v1_00_a mult vhdl

```
4. Copy the multiplier netlist *mult.ngc* to *C:\myproj\implementation*


## Including the Customized IP

Now let's add our modified madd project to the XPS project.

1. In the IP Catalog right-click MADD and click on 'Add IP'




2. In the 'Bus Interfaces' tab expand 'madd\_0' and choose the SPLB connection to be plb0



3. In the 'Addresses' tab select 'madd\_0' change the size to 32K and click Generate Addresses

Instance	Name	Base Address	High Address	Size	Bus Interface(s)	Bus
ppc405_0_docm_cntrl	C_BASEADDR	0x42002000	0x42003fff	8K	DSOCM	ppc4
ppc405_0_iocm_cntrl	C_BASEADDR	0xffff8000	0xffffffff	32K	ISOCM	ppc4
madd_0	C_BASEADDR	0xc9400000	0xc9407fff	32K	SPLB	plb0
xps_bram_if_cntrl_1	C_BASEADDR	0x00000000	0x0000ffff	64K	SPLB	plb0
RS232_Uart_1	C_BASEADDR	0x84000000	0x8400ffff	64K	SPLB	plb0
ppc405_0	C_DSOCM_DCR_BASEADDR	0b0000100000	0b0000100011	4	Not Connected	
ppc405_0	C_ISOCM_DCR_BASEADDR	0b0000010000	0b0000010011	4	Not Connected	

- In the 'Ports' tab expand 'madd\_0' and for the 'Net' create a new connection and name it 'madd\_0\_irq'




- Expand 'ppc405\_0' and find 'EIC405EXTINPUTIRQ' and choose 'madd\_0\_irq' instead of 'No Connection'

...L405JTGUPDATEDR	No Connection	U
...C405JTGSHIFTDR	No Connection	0
...C405JTGPGMOUT	No Connection	0
...C405JTGETEST	No Connection	0
...C405JTGCAPTUREDR	No Connection	0
...EIC405EXTINPUTIRQ	madd_0_irq	I
...EICC405CRITINPUTIRQ	No Connection	I
...BRAMISOCMCLK	sys clk s	I
...BRAMDSOCMCLK	sys clk s	I
...DCRCLK	No Connection	I
...MCPPCRST	No Connection	I


The core is now connected to the bus and the interrupt is connected to the PowerPC, let's modify the software now.

## Modifying the software


1. Let's first add the drivers created by the wizard. In the Applications tab click on 'Add Software Application Project' and name it 'madd\_test'



2. Right click on 'TestApp\_memory' and deselect it from begin initialized on the BRAMs



3. Select 'madd\_test' to be initialized instead.
4. Right-click on it again and click go to generate the linker script. Modify the heap and stack



5. Now add the sources (*madd.[ch],madd\_selftest.c*) from *C:\myproj\drivers\madd\_v1\_00\_a\src*
6. Modify *madd\_selftest.c* by commenting out the lines related to register 3:

```

93     {
94         xil_printf("  - slave register 2 word 0 write/read failed\n\r");
95         return XST_FAILURE;
96     }
97     // xil_printf("  - write 4 to slave register 3 word 0\n\r");
98     // MADD_mWriteSlaveReg3(baseaddr, 0, 4);
99     // Reg32Value = MADD_mReadSlaveReg3(baseaddr, 0);
100    // xil_printf("  - read %d from register 3 word 0\n\r", Reg32Value);
101    // if ( Reg32Value != (Xuint32) 4 )
102    // {
103        //     xil_printf("  - slave register 3 word 0 write/read failed\n\r");
104        //     return XST_FAILURE;
105    // }
106    // xil_printf("  - slave register write/read passed\n\n\r");
107
108    /*
109     * Enable all possible interrupts and clear interrupt status register(s)
110     */
111    xil_printf("Interrupt controller test...\n\r");
112    Reg32Value = MADD_mReadReg(baseaddr, MADD_INTR_IPISR_OFFSET);
113    xil_printf("  - IP (user logic) interrupt status : 0x%08x\n\r", Reg32Value);

```

7. Add a new source file named 'madd\_test.c' to *C:\myproj\madd\_test.c*:

```

1  #include "xparameters.h"
2  #include "xbasic_types.h"
3  #include "stdio.h"
4  #include "madd.h"
5
6
7
8  int main(void) {
9      Xuint32 IpStatus;
10     XStatus stat;
11     print("-- main() man --\r\n");
12
13     if((stat=MADD_SelfTest(((void *)XPAR_MADD_O_BASEADDR)) ==XST_SUCCESS) {
14         print("Test OK!\n\r");
15     } else {
16         print("Test FAIL!\n\r");
17     }
18
19     print("-- ! main() man --\r\n");
20     return stat;
21 }

```

8. Right-click on 'madd\_test' and click on 'Build Project'
9. Click on Hardware->Generate Netlist and then Hardware->Generate Bitstream
10. Open your favorite terminal client (Putty and connect to the COM port to which you connected the dev board)
11. In XPS click on Device Configuration->Download Bitstream
  - a. If you get an error copy the mult.ncg again and retry – remember that mult was created using COREGEN

The output should be as shown below:

```

COM5 - PuTTY
-- main() man --
*****
* User Peripheral Self Test
*****

Soft reset test...
- write 0x0000000A to software reset register
- soft reset passed

User logic slave module test...
- write 1 to slave register 0 word 0
- read 1 from register 0 word 0
- write 2 to slave register 1 word 0
- read 2 from register 1 word 0
- write 3 to slave register 2 word 0
- read 3 from register 2 word 0

Interrupt controller test...
- IP (user logic) interrupt status : 0x00000000
- clear IP (user logic) interrupt status register
- Device (peripheral) interrupt status : 0x00000000
- clear Device (peripheral) interrupt status register
- enable all possible interrupt(s)
- write/read interrupt register passed

Test OK!
-- ! main() man --

```

- Now let's write our own test code, modifying the original self test
- We are going to use interrupts to read *slv\_reg3* so we need to include some additional header files:

```
1 #include "xparameters.h"
2 #include "xbasic_types.h"
3 #include "time.h"
4 #include "stdio.h"
5 #include "xexception_1.h"
6 #include "madd.h"
```

- Let's modify main to setup the interrupts and register the interrupt handler:

```
82 int main(void) {
83     Xuint32 IpStatus;
84     XStatus stat;
85     print("-- main() man --\r\n");
86 #ifdef SELFTEST
87     if((stat=MADD_SelfTest(((void *)XPAR_MADD_O_BASEADDR)))==XST_SUCCESS) {
88 #else
89     xil_printf("Initializing interrupt vector table\r\n");
90     XExc_Init();
91     XExc_RegisterHandler(XEXC_ID_NON_CRITICAL_INT,
92                         (XExceptionHandler)MADD_Intr_Handler,
93                         (void *)XPAR_MADD_O_BASEADDR);
94
95     if((stat=MADD_Test(((void *)XPAR_MADD_O_BASEADDR)))==XST_SUCCESS) {
96 #endif
97         print("Test OK!\n\r");
98     } else {
99         print("Test FAIL!\n\r");
100     }
101
102     print("-- ! main() man --\r\n");
103     return stat;
104 }
105
```

- In a real example we should use conditional sleep instead on a flag, but for this example we will use a simple flag:

```
8 //flag which is set by the interrupt handler
9 volatile unsigned intr flag=0;
```

- And create an interrupt handler which just sets the flag:

```

11 void MADD_Intr_Handler(void * baseaddr_p)
12 {
13     Xuint32 baseaddr;
14     Xuint32 IpStatus;
15     Xuint32 Reg32Value=0xdeadbeef;
16
17     XASSERT_NONVOID(baseaddr_p != XNULL);
18     baseaddr = (Xuint32) baseaddr_p;
19
20     //should be disabling interrupts in a real example
21     IpStatus = MADD_mReadReg(baseaddr, MADD_INTR_IPISR_OFFSET);
22     intr_flag=1;
23     MADD_mWriteReg(baseaddr, MADD_INTR_IPISR_OFFSET, IpStatus);
24 }
25

```


17. Finally let's look at the test code:

```

26 XStatus MADD_Test(void * baseaddr_p)
27 {
28     int i;
29     Xuint32 baseaddr;
30     Xuint32 Reg32Value;
31
32
33     XASSERT_NONVOID(baseaddr_p != XNULL);
34     baseaddr = (Xuint32) baseaddr_p;
35     xil_printf("Soft reset test...");
36     MADD_mReset(baseaddr);
37     xil_printf("OK!\n\n\r");
38
39     MADD_EnableInterrupt(baseaddr_p);
40     XExc_mEnableExceptions(XEXC_NON_CRITICAL);
41
42     for(i=0;i<15;i+=3) { //loop a bit
43         intr_flag=0;
44
45         xil_printf("writing slv_reg0=%d...\n\r",i);
46         MADD_mWriteSlaveReg0(baseaddr, 0, i);
47         Reg32Value = MADD_mReadSlaveReg0(baseaddr, 0);
48         xil_printf("read slv_reg0=%d \n\r", Reg32Value);
49
50         xil_printf("writing slv_reg1=%d...\n\r",i+1);
51         MADD_mWriteSlaveReg1(baseaddr, 0, i+1);
52         Reg32Value = MADD_mReadSlaveReg1(baseaddr, 0);
53         xil_printf("read slv_reg1=%d \n\r", Reg32Value);
54
55         xil_printf("writing slv_reg2=%d...\n\r",i+2);
56         MADD_mWriteSlaveReg2(baseaddr, 0, i+2);
57         Reg32Value = MADD_mReadSlaveReg2(baseaddr, 0);
58         xil_printf("read slv_reg2=%d \n\r", Reg32Value);
59
60         xil_printf("expecting %d\n\r",i*(i+1)+(i+2));
61
62         //in a real example a waitque should be used
63         //sleeping until an interrupt arrive, not as in this example
64         sleep(2);
65         Reg32Value = MADD_mReadSlaveReg3(baseaddr, 0);
66         xil_printf("read slv_reg3=%d\n\r", Reg32Value);
67         if(!intr_flag || (i*(i+1)+(i+2))!=Reg32Value) {
68             return XST_FAILURE;
69         }
70     }
71
72     return XST_SUCCESS;
73 }

```

The output should be as shown below:



```
COMS - PuTTY
-- main() man --
Initializing interrupt vector table
Soft reset test...OK!

writing slv_reg0=0...
read slv_reg0=0
writing slv_reg1=1...
read slv_reg1=1
writing slv_reg2=2...
read slv_reg2=2
expecting 2
read slv_reg3=2
writing slv_reg0=3...
read slv_reg0=3
writing slv_reg1=4...
read slv_reg1=4
writing slv_reg2=5...
read slv_reg2=5
expecting 17
read slv_reg3=17
writing slv_reg0=6...
read slv_reg0=6
writing slv_reg1=7...
read slv_reg1=7
writing slv_reg2=8...
read slv_reg2=8
expecting 50
read slv_reg3=50
writing slv_reg0=9...
read slv_reg0=9
writing slv_reg1=10...
read slv_reg1=10
writing slv_reg2=11...
read slv_reg2=11
expecting 101
read slv_reg3=101
writing slv_reg0=12...
read slv_reg0=12
writing slv_reg1=13...
read slv_reg1=13
writing slv_reg2=14...
read slv_reg2=14
expecting 170
read slv_reg3=170
Test OK!
-- ! main() man --
```

That's it!